Simulation of FIR Filter Based on Cordic Algorithm

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

FIR digital filter design based on quantum bee colony algorithm

In order to resolve the multi-parameter optimization problem of finite impulse response (FIR) digital filter design, a quantum bee colony algorithm (QBCA) is proposed. The proposed QBCA is a multi-dimensional search algorithm for optimization of real numbers, and uses mechanisms of quantum evolution to update the positions of different quantum bees. Computer simulations have showed that FIR dig...

متن کامل

Efficient Complexity Reduction Technique for Parallel FIR Digital Filter based on Fast FIR Algorithm

The objective of the paper is to reduce the hardware complexity of higher order FIR filter with symmetric coefficients. The aim is to design an efficient Fast Finite-Impulse Response (FIR) Algorithms (FFAs) for parallel FIR filter structure, with a constrain that the filter tap must be multiple of 2. In our work we have briefly discussed for L=4 parallel implementation. The parallel FIR filter ...

متن کامل

P-CORDIC: A Precomputation Based Rotation CORDIC Algorithm

This paper presents a CORDIC (coordinate rotation digital computer) algorithm and architecture for the rotation mode in which the directions of all micro-rotations are precomputed while maintaining a constant scale factor. Thus, an examination of the sign of the angle after each iteration is no longer required. The algorithm is capable to perform the CORDIC computation for an operand word-lengt...

متن کامل

Systolic FIR filter Based FPGA

In this paper, we first review in detail the basic building blocks of reconfigurable devices, essentially, the fieldprogrammable gate arrays (FPGAs), then we describes a highspeed, reconfigurable, Systolic FIR filter design implemented in the Virtex-II series of FPGAs. The VHDL description of this filter is used for simulation and EDIF for implementation using Xilinx's place and route tools. Th...

متن کامل

Reducing computation delay of Parallel FIR Digital Filter Structures for Symmetric Convolutions Based on Fast FIR Algorithm by using CSA

In this paper, our main focus is to reduce computation delay proposed in previous FFA algorithm based FIR digital filter. Parallel FIR filter structure with fast finite-impulse response (FIR) along with symmetric coefficients reduces the hardware cost, under the condition that the number of taps is a multiple of 2 or 3. . The proposed parallel FIR structures exploit the inherent nature of symme...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: International Journal of VLSI Design & Communication Systems

سال: 2017

ISSN: 0976-1527,0976-1357

DOI: 10.5121/vlsic.2017.8402